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Abstract
The alignment of code in the flash memory of deeply embedded
SoCs can have a large impact on the total energy consumption of
a computation. We investigate the effect of code alignment in six
SoCs and find that a large proportion of this energy (up to 15%
of total SoC energy consumption) can be saved by changes to the
alignment.
A flexible model is created to predict the read-access energy
consumption of flash memory on deeply embedded SoCs, where
code is executed in place. This model uses the instruction level
memory accesses performed by the processor to calculate the flash
energy consumption of a sequence of instructions. We derive the
model parameters for five SoCs and validate them. The error is as
low as 5%, with a 11% average normalized RMS deviation overall.
The scope for using this model to optimize code alignment is
explored across a range of benchmarks and SoCs. Analysis shows
that over 30% of loops can be better aligned. This can significantly
reduce energy while increasing code size by less than 4%. We con-
clude that this effect has potential as an effective optimization, sav-
ing significant energy in deeply embedded SoCs.
1. Introduction
The demand of longer battery life, with increased functionality in
our embedded systems motivates the need to improve the energy
consumption of these devices. This is particularly noticeable in
deeply embedded devices, whose battery we expect to last on the
time scale of years. While previous attempts at reducing energy
consumption focused on improving the hardware to prolong bat-
tery life, a software-centric approach is necessary to achieve maxi-
mal energy savings.
In these deeply embedded devices, there is typically a System
on Chip (SoC) at the heart of the device, controlling the system.
These SoCs are small devices without caches that often execute di-
rectly out of embedded flash memory. With current technologies
[Copyright notice will appear here once ’preprint’ option is removed.]
allowing up to 8MB of embedded flash [19], the majority of sili-
con area and therefore a large proportion of the power dissipation
is taken by the embedded memory.
Flash does not have a uniform structure, causing address depen-
dent energy consumption. This paper looks at how this energy con-
sumption can be modeled and then reduced, with minimal overhead
in execution time and code size. This can be done by considering
the code’s absolute address in the flash memory and adjusting the
code’s position.
An example of the way the absolute address of code in flash
affects energy can be seen in Figure 1. This diagram shows a se-
quence of instructions, crossing a page boundary in flash. The
crossing of this boundary causes additional energy consumption,
due to additional circuitry being powered up to access the new
page. If the code did not cross this boundary, the energy consump-
tion of the code sequence would be lower, since there is no need to
power up the support circuitry.
Compilers are an obvious target for this approach, being able to
automatically apply code transformations for the developer. Imple-
menting the transformation in a compiler also has the added benefit
of energy efficiency upgrades with few modifications to the devel-
oper’s source code; for the user, a trivial compiler version upgrade
could implement new energy efficient optimizations.
Previous optimizations have considered how memory align-
ment affects energy consumption in caches, for both code and
data [3, 7, 9]. Typically, ensuring a frequently executed piece of
code is in a single cache line will reduce the energy consumption of
the cache, since fewer cache lines are powered up and fewer cache
misses occur [13]. However, in deeply embedded systems, caches
very rarely exist, due to power, size and cost constraints. While the
principle of moving pieces of code to a better location is similar,
the different structure of flash and its different energy consumption
characteristics mean that the same techniques cannot be applied.
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Figure 1: Illustration of a misaligned loop, causing additional en-
ergy consumption
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SoC Architecture Non-volatile
memory
Volatile
memory
Bit
width
Instruction
bit width
STM32F051R8 ARM Cortex-M0 64kB Flash 8kB SRAM 32 161
STM32F100RB ARM Cortex-M3 64kB Flash 8kB SRAM 32 16/322
ATMEGA328P Atmel AVR 32kB Flash 2kB SRAM 8 16
PIC32MX250F128B MIPS M4K 128kB Flash 32kB SRAM 32 16/323
MSP430F5529 TI MSP430 128kB Flash 32kB SRAM 16 16
MSP430FR5739 TI MSP430 16kB FRAM 1kB SRAM 16 16
Table 1: Features of the SoCs selected.
1 With some 32 bit instructions.
2 ISA supports interleaved 16 and 32 bit instructions.
3 MIPS16e mode can be entered for 16 bit instructions.
Another difference between embedded flash memory and
caches is the diversity in embedded flash. The majority of caches
operate similarly, and can be modeled simply by considering the
cache-line size. In embedded flash memory there are a number of
parameters which may have an effect on energy consumption, and
these parameters vary from SoC to SoC. Furthermore, the charac-
teristics depend on the SoC vendor’s choice of flash technology —
similar processor architectures could be on die with very different
flash architectures. This requires a generic model of flash mem-
ory to be constructed, with parameters that can be tuned to a wide
range of embedded flash types. This paper considers six different
SoCs and finds different energy consumption characteristics, even
between similar processors.
The following contributions are made:
• A model for flash memory energy consumption. This model
considers read accesses only, as the code is infrequently modi-
fied these deeply embedded processors and a read-only model
is sufficient to enable optimization. The model is applicable
across a wide range of SoCs, and the parameters for each of
these SoCs are found and explained with reference to the un-
derlying structure of the flash memory.
• An analysis of how loop alignment in flash memory affects the
energy consumption, including how the various features of the
embedded flash correspond to the given model. The model is
validated and shown to predict the energy consumption due to
flash memory.
• An analysis of the scope for energy optimizations in deeply em-
bedded processors using this model. A transformation is jus-
tified by statically analyzing a benchmark suite, showing that
30–40% of all loops would benefit from the optimization, with
less than 4% increase in code size.
This paper is structured as follows. The following section gives
a description of the SoCs used, and the structure of flash mem-
ory. Section 4 presents the model for energy consumption of flash
memory and Section 5 discusses tests and measurement collection
from the previously listed SoCs. Following this, in Section 6 the
model parameters for each SoC are derived and discussed. Then,
a possible optimization and its justification with an analysis of a
benchmark suite is given in Section 7. Section 8 discusses related
work in this area, and, finally, Section 9 presents the conclusion to
this paper.
2. Platforms
The proposed techniques are evaluated on several different SoCs,
to demonstrate their portability. These platforms cover a range of
deeply embedded processors, with a variety of instruction sets and
SoC configurations.
It is necessary to distinguish between the instruction set, the
architecture and the hardware implementation in a SoC for the
purposes of this paper. The architecture and instruction set are
not enough to identify the energy consumption characteristics that
occur because embedded flash with different structures may be
included with the same processor. This results in characteristics
which are specific to the combination of architecture and flash
structure.
The chosen processors have a variety of different instruction
widths, and some are variable length. This covers a spread of differ-
ent types of instruction set, and causes various different code align-
ments when compiling for each architecture. It is hypothesized that
this will provide good coverage of energy consumption effects due
to flash memory and expose any alignment affects that may occur
on these platforms.
The SoCs used in this paper are described below, and important
features are shown in Table 1.
STM32F0 ARM Cortex-M0. This SoC has a popular 32 bit pro-
cessor that mostly executes 16 bit instructions.
STM32F1 ARM Cortex-M3. The Cortex-M3 processor is similar
to the Cortex-M0 but executes a superset of instructions, includ-
ing more 32-bit instructions.
ATMEGA328P Atmel AVR. This is an 8-bit processor, with in-
structions which are 16-bits long.
PIC32MX250F128B Microchip PIC (MIPS). This processor was
chosen for its use of the MIPS M4K core, and its direct access
to the flash with no cache. This core also supports the 16-bit
MIPS16e instruction set.
MSP430F5529 TI MSP430. This is a 16-bit DSP processor, with
a 16-bit instruction set. However some instructions can be up to
3× 16-bits long.
MSP430FR5739 TI MSP430. This device has an identical pro-
cessor architecture to the above SoC, and minor modifications
to the peripherals and memory sizes. However, the defining fea-
ture is it uses FRAM instead of flash as its non-volatile storage.
Direct comparison with the previous processor should allow ef-
fects due to difference in memory to be exposed.
The aim behind using this mix of SoCs is to demonstrate the
differences in embedded flash, and the confounding effects that the
processor architecture has on energy consumption.
3. Flash Memory Structure
The majority of embedded flash used in modern, deeply embedded
SoCs is embedded NAND flash, chosen for its high density. The
typical disadvantages associated with NAND flash over NOR flash
are that NAND flash can only be erased and programmed in large
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Figure 2: Structure of a single page in embedded flash memory.
blocks, while NOR flash can be programmed at a much finer gran-
ularity [2]. However, this disadvantage is generally insignificant for
deeply embedded applications, due to the infrequent need to update
the firmware.
An example of embedded flash structure is shown in Figure 2.
This diagram shows a page of flash, containing individual flash
cells arranged into word-lines and bit-lines [4], then formed into
blocks [22]. The bit-line size is typically 16 or 32 bits (n in the di-
agram), and word line is typically 4 or 8 words (k in the diagram)
per block [2] (with m blocks per page).
This structure allows entire word lines to be read simultane-
ously by selecting the block, and particular word line. The bit-lines
are then charged and the select gates (S0 and S1) are used to con-
nect the block to the bit-lines. Each sense amplifier on the bit-lines
is used to read the flash cell’s value, and propagate the bit’s value
onto the SoC’s interconnect.
One key consequence of accessing the flash array n bits at a
time is that unaligned accesses must perform two reads each, pow-
ering up different word-lines and extract the relevant parts to return
to the processor. This will result in additional energy consumption,
and higher power dissipation if both reads must be performed in the
same cycle.
When changing from one page to another, there will be a large
associated energy cost, as additional sense amplifiers and decoder
circuitry will be powered up. If code is executed directly from flash,
when execution changes from one flash page to another, a measur-
able increase in the total energy consumption should occur.
It is hypothesized that the layout of flash memory will have a
significant effect on the energy consumption of code executing out
of it. The specifications of the embedded flash in modern SoCs are
not generally available, thus it is hard to create an analytical model
0 1 2 3 4 5 6 7
Figure 3: The regions changed when A(x0) → A(x1) and
A(y0)→ A(y1). The definition of N(i, j) is given in Eq. 4.
of the flash. In Section 4, a model is created with parameters that
can be empirically tuned to a specific SoC with embedded flash.
FRAM
Ferroelectric RAM is a newer technology that has lower en-
ergy consumption and different access characteristics compared to
flash [14]. In particular, the structure of FRAM is different and can
be accessed in a truly random fashion, as opposed to the word-lines
and blocks of flash memory [2]. It is expected that the alignment of
the executing code will have less effect on the energy consumption
of the FRAM SoC, in comparison to the flash SoCs.
The MSP430FR5739 SoC (see Table 1) was chosen because it
uses this type of memory instead of flash.
4. Modeling
This section discusses how the energy consumption caused by the
flash structure can be modeled. Due to the prevalence of execute-
in-place for deeply embedded microcontrollers, only read access
for code execution is considered.
It is hypothesized that each time a consecutive flash memory
access changes between arbitrary 2k-byte regions, there will be an
associated energy cost Ek. The cost is cumulative: if a 4-byte re-
gion is changed, then a 2-byte and a 1-byte region will also have
been changed. This forms a generic model that can be applied to
a variety of different processors with embedded flash. For exam-
ple, this could model the powering up of a different decoder every
16 bytes, along with an energy cost every 128 bytes for changing
pages. These memory accesses are directly related to the instruc-
tions executing out of flash memory. Due to the undocumented
sizes of various flash array structures, such as the number of bit-
lines and word-lines, the model must be kept generic to ensure its
applicability.
The following examples (shown in Figure 3) illustrate how
the transition between two memory locations will utilize differ-
ent model parameters (given by E0, E1, ..., Ek). The full model
is given in Eq. 5. For example, if an access x0 is at address x0 = 0
and the next access is at x1 = 2, then both a one-byte boundary
and a two-byte boundary have been crossed. Therefore the energy
cost for this transition is represented by:
x0 → x1 = E0 + E1, (1)
where E0 is the energy cost for crossing a one-byte boundary
and E1 is the energy cost for crossing a two-byte boundary.
Similarly, if y0 = 3 and y1 = 4, the energy cost will be:
y0 → y1 = E0 + E1 + E2. (2)
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Figure 4: Diagram of memory addresses accessed due to instruction
fetching.
This can be abstracted to arbitrary accesses i and j in the fol-
lowing equation:
i→ j =
N(i,j)∑
k=0
Ek, (3)
where i and j represent memory addresses. The term N(i, j)
represents the largest region that has been changed (2N(i,j) bytes),
and therefore all smaller regions must have also changed. This is
given by:
N(i, j) =
⌊
log2
(
i⊕ j
)⌋
. (4)
The symbol ⊕ is the bitwise exclusive-or between the two ad-
dresses.
The expression for a single transition can be built up into the
entire memory energy cost for an application, T , by considering all
accesses to the flash,
E(T ) =
∑
(Mi,Mj)∈M
(Mi →Mj) , (5)
where Mi and Mj are consecutive flash accesses, and M is the
set of all consecutive accesses. In this form, the model requires
detailed information about every memory read, whether from in-
struction fetch or data access. It can be challenging to analyze data
accesses statically, therefore an approximation to the model can be
made by noting:
C ⊂M, (6)
where C is the set of accesses performed by sequentially exe-
cuted instructions. This forms the following approximation to the
model:
E(T ) ≈
∑
(ıˆ,ˆ)∈C
(A(ˆı)→ A(ˆ)) , (7)
where ıˆ and ˆ are sequential instructions and A(ˆı) determines
the address of instruction ıˆ.
By ignoring the data accesses to the flash, the accuracy of the
instruction-access model will be lower than the model in 5, how-
ever, it enables easy analysis of program at compile time.
The parameters Ek can be characterized by measuring the en-
ergy consumption of carefully placed instructions in flash or by
other methods, such as linear regression. Once the parameters have
been found, the cost of moving code to different addresses in mem-
ory can be explored. The model can potentially be used as a heuris-
tic in compiler optimizations, allowing strategic code placement to
reduce the flash-access energy cost.
Instruction Fetching
This section discusses how the instruction fetching performed
by the cores will affect the energy consumption, and how the
instruction-access model can be improved to account for this.
All of the processors tested are pipelined — while they are ex-
ecuting the current instruction, they are fetching at least the next
one to be executed. Since this happens for every instruction, the
additional memory accesses do not affect the sequence of memory
accesses, except when a branch is taken. A taken branch will have
caused additional memory accesses, which will not have been taken
into account from the model in Eq. 7. Fig. 4 shows the additional
instructions fetched.
The instruction-level model can be modified to account for these
additional memory accesses. The following expression for P de-
scribes the memory accesses due to fetching.
P =
⋃
∀(ıˆ,ˆ)∈Cb
{
(ˆı+ k, ıˆ+ k + 1)
∣∣∣k = 0, ..., Nf − 1}, (8)
where (ˆı, ˆ) is a taken branch instruction from instruction ıˆ to ˆ
from the set of branches,Cb, andNf is the number of additional in-
structions fetched by the processor. This formula describes the Nf
extra instruction transitions needed for branch instruction ıˆ (which
independent of the branch destination, ˆ). The energy consumption
due to instruction fetch (Ef (T )) can then be calculated with the
following formula:
Ef (T ) =
∑
(ıˆ,ˆ)∈(C∪P )
(
A(ˆı)→ A(ˆ)
)
, (9)
where C is the set of consecutive instruction accesses (as used
in Eq. 7).
The amount of fetching performed by the processors is typically
1 or 2 instructions, and is listed in the relevant datasheet. When the
extra terms incorporated into the model, it better fits the instruction
sequences with loops in them (see Sections 5 and 6).
The model’s dependence on branching behavior means that the
energy consumption is unknown until the conditional branches des-
tinations are known. This causes the energy prediction to have an
upper and lower bound, if analyzing the code statically. While this
could decrease the accuracy of static predictions, in Section 6 the
model is validated to make accurate predictions with conditional
branching.
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Figure 5: Diagrams of how loop alignment can be tested.
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Figure 6: The effect of loop alignment on energy consumption for
Sloop = {8, 10}. In all cases s = 8 is the lower line (blue) and
s = 10 is the upper line (green). The letters A–D represent features
which can be directly mapped to parameters of the model. These
are described more in the text and feature D is shown in more de-
tail in Fig. 7.
5. Loop Alignment Tests
This section discusses how the alignment of a loop affects the en-
ergy consumption of the SoC and describes tests performed to high-
light the change in energy consumption. These tests are used in this
section to demonstrate the effects of loop alignment and in the fol-
lowing section to derive the parameters in the model. The results
in this section are actual measurements from the instrumented ver-
sions of each piece of hardware.
From the structure of flash, it is expected that the SoC’s energy
consumption will differ when code is executed from different ad-
dresses in its memory space. This was tested by choosing simple
loops of different size and alignment (with respect to the beginning
of memory), and measuring their energy consumption, as seen in
Fig. 5. In this diagram, Sregion is the size of a page in flash, o is
the offset of the loop in memory and s is the size of the loop, both
in bytes. All are multiples of 2 bytes, using 16-bit instructions for
all platforms.
In the tests run, T(o,s) ∈ T , where o ∈ Oloop and s ∈ Sloop:
Oloop = {0, 2, 4, .., 256} , (10)
Sloop = {8, 10, 12, ...} . (11)
Therefore, the set of tests covered is given by:
T = Oloop × Sloop. (12)
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Figure 7: A close up of feature D. This feature highlights the num-
ber of offsets which have raised energy consumption is greater than
expected.
T forms an exhaustive set of loop alignments and sizes, expos-
ing alignment effects and providing sound data to derive the model
parameters in Section 6. The energy due to flash memory for each
test, Ef
(
T(o,s)
)
, can then be calculated from the model given ear-
lier, in Eq. 9.
The actual energy consumption for each T(o,s) can be seen
in Fig. 6, showing these tests repeated on multiple platforms for
Sloop = {8, 10}. The effects seen in this graph can be divided into
four observations, which are combined differently in each of the
graphs.
A On the STM32F0 and STM32F1 platforms the alignment to a
4-byte boundary has a large effect on the energy consump-
tion. This effect occurs because there are 32 bit-lines in the
flash for these particular devices, modeled with the E2 param-
eter. When the loop size is not a multiple of 4 bytes, chang-
ing the offset has a small effect — the same number of 4-byte
regions are powered up. The same increase in energy is seen
in PIC32MX250F128B and MSP430F5529, however, it is re-
versed: i.e. only seen when s is not a multiple of 4. This is due
to differences in the amount of instruction fetching performed.
This was discussed in more detail above, in Section 4.
B Increases in energy consumption are seen when the loop
straddles multiple 16-byte blocks. This is seen on the AT-
MEGA328P, and on the MSP430F5529 to a lesser extent. This
is also an artifact of the flash structure: the page is divided into
groups of word-lines, totaling 16 bytes. When the loop strad-
dles multiple blocks, additional energy is required to activate
all blocks.
These effects can also be captured by the model, assigning an
energy costs to E4 for the 16-byte region.
C This is the effect of powering up a page in flash, as predicted by
the structure of the underlying flash memory and manifests as
a spike in energy consumption when the loop spans two flash
pages (as shown in Fig. 5b). This can be modeled using Eq. 7
by assigning a large value to the crossing of a 128-byte bound-
ary (E7) — this causes the changing 128-byte region to have a
larger associated energy cost.
A slightly different pattern is seen for the PIC32MX250F128B
and STM32F1 SoCs. These devices do not have large spikes at
128 bytes, but do at 256 bytes, suggesting that their flash page is
256 bytes long. Consequently, this can be modeled by attribut-
ing the energy cost to E8 instead of E7.
D This feature (also see Fig. 7) highlights that the number of tests
which have a higher energy consumption is greater than ex-
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SoC Model parameters (pJ)
E2 (A) E3 E4 (B) E5 E6 E7 (C) E8 (C) Nf
STM32F0 300 27 6 0 9 100 6 2
STM32F1 500 0 6 34 4 10 190 2
ATMEGA328P 0 22 36 27 9 107 24 1
PIC32MX250F128B 225 0 10 18 8 13 113 1
MSP430F5529 408 0 34 26 15 13 13 1
Table 2: Model parameters for the different platforms. The letters in brackets show which parameters correspond to the features seen in
Figure 6.
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Figure 8: Comparison of model against actual figures for AT-
MEGA328P, Sloop = {14}.
pected for this region. In the highlighted region, there are k = 5
points with large energy consumption (10 bytes, because each
instruction is 2 bytes), whereas without instruction fetching,
k = 4. This is a consequence of a loop size s = 10 having 4
of the alignment tests that would straddle that region boundary.
The number of tests expected at a higher energy consumption
without instruction fetching is given by:
k =
s− 1
2
. (13)
However, a larger number of points is seen for all flash-based
platforms, due to at least one extra instruction being fetched
when a branch is encountered. This results in extra regions be-
ing powered up and additional energy consumption, and was
discussed previously in Section 4.
The sixth SoC, MSP430FR5739, sees a completely flat energy
profile in the graph. This is due to the use of FRAM instead of flash
for this SoC. As discussed in Section 3, the structure of this type of
memory different from flash and none of the features seen for the
other SoCs appear. As the only differences between this SoC and
MSP430F5529 are small changes in peripherals and clocking, the
characteristics seen in the graph are caused directly by the flash,
rather than the processor or SoC interconnect.
6. Regression
The model (Eq. 9) is fitted to each platform, allowing the en-
ergy required to activate different regions to be determined. To
find the parameters, linear regression is performed using Oloop =
SoC NRMSD %
Cross Overall
STM32F0 27.1 22.5
STM32F1 17.5 14.8
ATMEGA328P 5.6 5.0
PIC32MX250F128B 8.4 8.1
MSP430F5529 17.7 14.6
Mean 13.2 11.5
Table 3: Normalized root mean square deviation (NRMSD) calcu-
lated during validation.
{0, 2, ..., 256}, and Sloop = {8, 10, 12, 14, 16}. This allowed the
majority of parameters to be fitted (for a total of 645 tests per SoC).
The derived model parameters are shown in Table 2. The high-
lighted cells are relatively high costs, effects in line with those that
appear on the previous graph (Fig. 6) labeled A–C.
An example of the model fitting the previous results is shown in
Fig. 8, for the ATMEGA328P.
The parameters show that alignment is a important issue when
executing code — alignment to a 4-byte boundary will have a large
effect on energy consumption if the code is executed frequently.
This suggests that for these platforms, there are 32 bit-lines. Also,
for many of the SoCs there is a large jump in energy consumption
for code which crosses a 128 or a 256-byte region. This is likely
due to the size of the pages in flash.
For some SoCs the parameters E3, E4 and E5 have values. This
indicates that the flash page may be divided into blocks, with ad-
ditional energy required to power up the support circuitry in each
block.
Model Validation
The model was validated with cross validation and by testing the
model on unseen, more complex loops. The cross validation used
Sloop = {8, 10, 12, 14, 16}, training on four of the datasets and
testing on the remaining. This was repeated for all combinations
of datasets, and the average error between observed and predicted
data for all SoCs is shown in Table 3. The overall error is also given
— this error indicates how well the model fits the data.
The model performs well for the ATMEGA328P and
PIC32MX250F128B based SoCs (5.0% and 8.1% respectively)
and the error is acceptable with the STM32F1 and MSP430F5529
SoCs (14.8% and 14.6% respectively). A larger error is seen on the
STM32F0 (22.5%), likely due to the non-trivial instruction fetch-
ing and buffering performed. The Cortex-M0 in this SoC has three
32-bit buffers which hold prefetched instructions. The conditions
for replenishing these buffers are complex, and dependent on the
branching in the instruction stream. If the exact conditions under
which these buffers operated is known, the error should be reduced
greatly.
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NRMSD % Features
Program STM32F0 ATMEGA328P Bu Bc BB
I 14.1 8.8 1 2 4
II† 19.3 6.1 1 2 3
III† 18.8 9.1 1 2 3
IV 14.3 5.7 2 3 5
V‡ 21.7 7.4 1 1 2
VI‡ 9.5 7.6 1 1 2
Mean 15.7 7.3 - - -
Table 4: Normalized root mean square deviation (NRMSD) calcu-
lated during validation of complex loops. The table also displays
various features of the loops: unconditional branches (Bu), condi-
tional (Bc), and basic blocks (BB).
†‡ These pairs of tests have the same structure, but different sized blocks.
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Figure 9: Model against actual data with the STM32F0 and AT-
MEGA328P SoCs, for complex loop IV.
The same instruction fetching and buffering is also used for the
Cortex-M3 in the STM32F1, however it is suspected the branch
speculation present in this processor largely cancels out the error,
reducing the extraneous memory accesses.
The model was also validated by repeating the loop alignment
tests with a set of complex loops, I, ...,VI. These loops were con-
structed from example loops seen in BEEBS [17], and contain var-
ious conditional structures with different numbers of conditional
and unconditional branches, number of basic blocks and size of
those basic blocks. Using loops generated in this way meant that a
good spread of different instruction-level features could be used in
just a few loops. The features can be seen in Table 4.
Each of these loops was moved to different locations in mem-
ory, and the change in energy this produces was predicted from the
model, by applying the model to an instruction trace. Each test had
its energy measured on real hardware. The error between observed
and predicted data for each loop is shown in Table 4. The platforms
containing the ATMEGA328P and the STM32F0 processors were
chosen because they had the best and worst errors respectively, in
the cross validation. Figure 9 shows the individual predictions plot-
ted against the measured results for complex loop IV.
These results show low error rates for the ATMEGA328P pro-
cessor, indicating that the model predicts the energy consumption
of flash memory well, even with more complex loops. The error is
higher for the STM32F0. This is due to the buffering making the
sequence of memory accesses very difficult to capture, even with
an instruction trace. However, the graph of offset against energy
consumption is still qualitatively similar for this processor, mean-
ing that alignment optimizations based on this model should still
be effective.
7. Analysis of Optimization Scope
The model derived previously can be used to predict how the align-
ment of loops and instructions in flash memory can be changed
to reduce energy consumption. In this section a benchmark suite is
analyzed, and the ability to optimize for each platform is examined.
A possible optimization is to ensure that loops are aligned in a
way that minimizes energy. For some of the platforms the greatest
model parameter is for the 4-byte region (E2). This can be reduced
by ensuring loops are aligned to a 4-byte boundary. This optimiza-
tion is often seen in modern compilers for performance reasons —
4 bytes is the bus width of many processors and unaligned accesses
often have a performance penalty or are not supported. Alignments
at higher boundaries have not been considered, as there is often less
or no performance (execution time) benefit.
An energy saving transformation by aligning loops should con-
sider the following items:
• Estimated minimum number of iterations of the loop. A
trade-off must be made between the cost and the benefit of
aligning the loop. This trade-off will be affected by the num-
ber of iterations for which the loop is executed.
• Size of the loop. The transformation should consider the size of
the loop, because large loops will have a lower relative decrease
in energy consumption, compared to smaller loops.
• Space wasted to align the loop. When aligning the loop to a k
byte region, up to k−1 bytes may be wasted. The wasted space
must be balanced against the benefit of aligning the loop, since
blindly aligning every loop to a large boundary could cause a
significant increase in code size. It is possible to minimize this
by moving infrequently executed basic blocks into the space
before the loop.
• Loop entry distance. The performance and energy costs of
branching into the loop must be weighed against the cost of
padding the offset with nops.
Overall the parameters controlling the optimization need to be
tuned for each SoC.
The proposed loop alignment optimization was analyzed for its
energy saving potential in realistic scenarios. This is performed by
analyzing and running the BEEBS [17] benchmarks, which are de-
signed to expose energy consumption characteristics. These bench-
marks were compiled with the latest version of GCC available for
each platform.
A tool was written to analyze the binaries resulting from the
compilation. This tool uses the algorithm given in [26] to detect the
loops in the program and extracts information about their alignment
and size.
The information from the analysis is used to construct an av-
erage loop size, percentage increase in code size if all loops were
aligned, and the percentage of all loops in the program that could
be aligned. Results are shown in Table 10 for each platform and
overall optimization level available in GCC.
In deeply embedded systems, O2 and Os are the optimization
levels likely to be used. This is because O3 can greatly increase the
size of the application through function inlining and loop unrolling,
and the lower optimizations levels O0 and O1 often do not provide
the required level of performance. For O2 and Os, 24–35% of all
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Opt.
level
STM32F0 STM32F1 ATMEGA328P PIC32MX250F128B MSP430F5529
S W L S W L S W L S W L S W L
O0 100 4.5 35 112 2.7 30 184 9.3 41 190 4.0 44 184† 4.3 45
O1 60 2.6 26 66 2.3 17 118 5.8 37 72 2.0 30 72 2.0 30
O2 172 3.2 30 150 3.0 34 124 3.6 33 88 2.8 34 88 2.8 34
O3 528 2.4 37 370 1.7 33 690 1.7 25 882 2.7 43 882 2.7 43
Os 60 3.4 26 64 3.6 24 82 4.0 35 66 3.0 34 66 3.0 34
Figure 10: The S column gives the average loop size in bytes, W gives the average percentage increase in code size if each eligible loop was
aligned, and L gives the percentage of loops that can be realigned to reduce energy consumption for each optimization level.
† Excluding the rijndael benchmark which failed to compile.
loops can be realigned to reduce energy consumption, with only a
2.8–4.0% increase in code size. It is also expected that there should
be minimal increase in execution time (due to the small amount of
extra code, outside of the loops).
Overall when applied to code, the analysis shows that this op-
timization has the potential to reduce energy consumption signifi-
cantly without greatly increasing code size or execution time.
8. Related Work
The modeling of energy consumption has been attempted for both
embedded systems and larger, more complex processors. Tiwari et
al. [23] constructed an instruction level energy model, assigning an
energy cost to each instruction and pair of instructions. This model
had an extra parameter, to denote ‘other’ effects — anything not
directly related to an instruction’s execution. This would include
effects as seen in this paper, as well as caching and I/O. A further
study [21] created a more detailed model, including terms for the
memory energy. However, the terms only considered the hamming
weight of the address, and the hamming distance between consecu-
tive addresses. Other studies have looked at these other parts of the
systems, including caches [7], DRAM [25] and peripherals [5].
Flash memory’s power consumption has been modeled at a low
level [16]. This study constructed a detailed model of flash power
consumption derived from the transistor and layout level informa-
tion. Their model was validated against physical measurements of
a flash chip, but requires detailed knowledge of the exact structure
of the flash. Additionally, this model is not applicable to embedded
flash, which has a different, simpler structure. Joo et al. [12] charac-
terize the energy required to write to multi-level cell flash devices,
and develop an energy aware compression method to exploit the
value dependent nature of the energy consumption.
Software approaches have been considered frequently in opti-
mizing the energy consumption of the memory hierarchy in non-
embedded devices. Kim et al. [15] model the memory hierarchy
and evaluate different cache configurations and algorithms, finding
that compilers were successful in reducing the energy consumption
of data accesses. However, by doing this the instruction-access en-
ergy increased. This effect was also seen in [1]. Other studies have
attempted to optimize the data structure layout in memory to reduce
their impact on the cache [9].
In embedded devices, efficiently using scratchpad memory has
been considered in [8, 10, 24], finding that significant savings in en-
ergy could be achieved. These studies exploit the fact that scratch-
pad memory is faster to access, due to its proximity to the pro-
cessor. Various algorithms for deciding which items of code and
data should be stored in this memory are given, and shown to
save significant amounts of energy and execution time. Other op-
timizations have focused on reducing the number of memory op-
erations [27]. Since memory operations are typically more energy
intensive than processing operations, reducing memory operations
leads to an overall lower energy consumption.
Other software optimizations targeting energy have considered
automatically inserting idle instructions [20], instruction schedul-
ing [18], use of SIMD [11] and exploiting differences in functional
units [6].
Overall, there has not been much work studying embedded flash
memory’s effect on code execution, particularly for energy con-
sumption. This has likely been overlooked, as this is no perfor-
mance gain from aligning code. The techniques presented in this
paper represent a first step towards being able to exploit the energy
consumption characteristics of embedded flash.
9. Conclusion
In this paper we discussed the structure of embedded flash memory
and show how the internal structure of the flash can have a signifi-
cant effect on the energy consumption of the overall system.
In Section 5, altering the alignment of loops exposed significant
changes in the energy consumption — up to 15% change in total
energy consumption on the STM32F0. This effect was also seen
on other SoCs to a lesser, but still significant degree. A generic
model was created to predict this energy consumption due to code
positioning in flash. This model considered the circuit state-change
overhead between sequential memory accesses, by assigning an en-
ergy cost to accessing each 2k-byte region.
The parameters for the model were derived for five different
SoCs, and these parameters correlated to the structure of the under-
lying flash. The model was validated with these parameters, using
cross validation on the loop alignment tests. For the SoCs with the
largest (STM32F0) and smallest (ATMEGA328P) errors, more ex-
tensive validation was performed, using loops with complex control
structures and conditional branching. The error for both platforms
remained similar to the cross validation, indicating that the model
can cope with arbitrary code. While the error for the STM32F0 SoC
was large (15.7%), the observation against the prediction was qual-
itatively similar, thus allowing a more efficient code placement to
be predicted with this model.
The sixth SoC (MSP430FR5739) used FRAM technology in-
stead of flash, but was otherwise similar to MSP430F5529. The
code alignment did not have any significant effect on the energy
consumption in this processor, as expected from the random access
nature of the FRAM.
The potential of optimizing code using based on this model was
discussed. The transformation would ensure that the start of loops
were aligned to a 2k-byte boundary, reducing the number of k-byte
boundaries crossed by the code. The value of k would be chosen
based on the model’s parameters for the target SoC. The proposed
optimization was shown to be applicable to 20–40% of loops in
a variety of benchmarks and cause less than 4% increase in code
size on average. This provides guidance when programming in as-
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sembly code, where the programmer may have direct control over
where the code is placed. Additionally this optimization could be
implemented in a compiler, to automatically align loops created in
high level languages.
Overall there is the possibility to save energy in a previously
unconsidered way, exploiting the structure of embedded flash. The
given model can predict the energy due to the flash. This enables
the design of an optimization to reduce energy consumption.
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